Modeling, estimation and reduction of total leakage in scaled CMOS logic circuits

Modeling, estimation and reduction of total leakage in scaled CMOS logic circuits

Sachdeva, Nitin
URI: http://localhost:8080/xmlui/handle/123456789/86
Date: 2021-10

Description:

Vashishath, Munish and Bansal, P K

Show full item record

Files in this item

Icon
Name: Thesis 107.pdf
Size: 5.690Mb
Format: PDF
Description: TH-107
View/Open

This item appears in the following Collection(s)

Search JCBOSEUST-IR


Advanced Search

Browse

My Account