Modeling, estimation and reduction of total leakage in scaled CMOS logic circuits

Sachdeva, Nitin

URI: https://shodhganga.inflibnet.ac.in/handle/10603/445069

Date: 2021-10

Description:

Vashishath, Munish and Bansal, P K

Show full item record

Files in this item

Files	Size	Format	View
There are no files associated with this item.

This item appears in the following Collection(s)

Department of Electronics Engineering

Search JCBOSEUST-IR

Advanced Search

Browse

All of JCBOSEUST-IR
This Collection
- By Issue Date
- Authors
- Titles
- Subjects

My Account