<?xml version="1.0" encoding="UTF-8"?>
<rdf:RDF xmlns="http://purl.org/rss/1.0/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:dc="http://purl.org/dc/elements/1.1/">
<channel rdf:about="http://localhost:8080/xmlui/handle/123456789/1557">
<title>3rd Semester</title>
<link>http://localhost:8080/xmlui/handle/123456789/1557</link>
<description/>
<items>
<rdf:Seq>
<rdf:li rdf:resource="http://localhost:8080/xmlui/handle/123456789/5688"/>
<rdf:li rdf:resource="http://localhost:8080/xmlui/handle/123456789/5643"/>
<rdf:li rdf:resource="http://localhost:8080/xmlui/handle/123456789/1559"/>
</rdf:Seq>
</items>
<dc:date>2026-04-11T23:11:17Z</dc:date>
</channel>
<item rdf:about="http://localhost:8080/xmlui/handle/123456789/5688">
<title>VLSI Interconnect (VDP-209-V/MVLE304)</title>
<link>http://localhost:8080/xmlui/handle/123456789/5688</link>
<description>VLSI Interconnect (VDP-209-V/MVLE304)
Dec. 2025&#13;
M. Tech. (VLSI) (Third Semester)&#13;
VLSI Interconnect (VDP-209-V/MVLE304)
</description>
<dc:date>2025-12-01T00:00:00Z</dc:date>
</item>
<item rdf:about="http://localhost:8080/xmlui/handle/123456789/5643">
<title>RTL Simulation and Synthesis with PLDs (VDP-101-V/MVL 101)</title>
<link>http://localhost:8080/xmlui/handle/123456789/5643</link>
<description>RTL Simulation and Synthesis with PLDs (VDP-101-V/MVL 101)
Dec. 2025&#13;
M.Tech. (VLSI) (Fifth Semester)&#13;
RTL Simulation and Synthesis with PLDs&#13;
(VDP-101-V/MVL 101)
</description>
<dc:date>2025-12-01T00:00:00Z</dc:date>
</item>
<item rdf:about="http://localhost:8080/xmlui/handle/123456789/1559">
<title>VLSI interconnect</title>
<link>http://localhost:8080/xmlui/handle/123456789/1559</link>
<description>VLSI interconnect
</description>
<dc:date>2019-12-01T00:00:00Z</dc:date>
</item>
</rdf:RDF>
