<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom" xmlns:dc="http://purl.org/dc/elements/1.1/">
<title>2025</title>
<link href="http://localhost:8080/xmlui/handle/123456789/5642" rel="alternate"/>
<subtitle/>
<id>http://localhost:8080/xmlui/handle/123456789/5642</id>
<updated>2026-04-11T23:10:40Z</updated>
<dc:date>2026-04-11T23:10:40Z</dc:date>
<entry>
<title>VLSI Interconnect (VDP-209-V/MVLE304)</title>
<link href="http://localhost:8080/xmlui/handle/123456789/5688" rel="alternate"/>
<author>
<name/>
</author>
<id>http://localhost:8080/xmlui/handle/123456789/5688</id>
<updated>2026-03-12T05:17:35Z</updated>
<published>2025-12-01T00:00:00Z</published>
<summary type="text">VLSI Interconnect (VDP-209-V/MVLE304)
Dec. 2025&#13;
M. Tech. (VLSI) (Third Semester)&#13;
VLSI Interconnect (VDP-209-V/MVLE304)
</summary>
<dc:date>2025-12-01T00:00:00Z</dc:date>
</entry>
<entry>
<title>RTL Simulation and Synthesis with PLDs (VDP-101-V/MVL 101)</title>
<link href="http://localhost:8080/xmlui/handle/123456789/5643" rel="alternate"/>
<author>
<name/>
</author>
<id>http://localhost:8080/xmlui/handle/123456789/5643</id>
<updated>2026-03-11T08:39:18Z</updated>
<published>2025-12-01T00:00:00Z</published>
<summary type="text">RTL Simulation and Synthesis with PLDs (VDP-101-V/MVL 101)
Dec. 2025&#13;
M.Tech. (VLSI) (Fifth Semester)&#13;
RTL Simulation and Synthesis with PLDs&#13;
(VDP-101-V/MVL 101)
</summary>
<dc:date>2025-12-01T00:00:00Z</dc:date>
</entry>
</feed>
