<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom" xmlns:dc="http://purl.org/dc/elements/1.1/">
<title>2025</title>
<link href="http://localhost:8080/xmlui/handle/123456789/4382" rel="alternate"/>
<subtitle/>
<id>http://localhost:8080/xmlui/handle/123456789/4382</id>
<updated>2026-04-12T00:34:57Z</updated>
<dc:date>2026-04-12T00:34:57Z</dc:date>
<entry>
<title>Low Power VLSI Design (MVLE205/VDP-116-V)</title>
<link href="http://localhost:8080/xmlui/handle/123456789/4469" rel="alternate"/>
<author>
<name/>
</author>
<id>http://localhost:8080/xmlui/handle/123456789/4469</id>
<updated>2025-12-05T09:02:23Z</updated>
<published>2025-05-01T00:00:00Z</published>
<summary type="text">Low Power VLSI Design (MVLE205/VDP-116-V)
May 2025&#13;
M. Tech. (VLSI) (Second Semester)&#13;
Low Power VLSI Design (MVLE205/VDP-116-V)
</summary>
<dc:date>2025-05-01T00:00:00Z</dc:date>
</entry>
<entry>
<title>ASICs and FPGA (MVLE-210/VDP-126-V)</title>
<link href="http://localhost:8080/xmlui/handle/123456789/4416" rel="alternate"/>
<author>
<name/>
</author>
<id>http://localhost:8080/xmlui/handle/123456789/4416</id>
<updated>2025-12-04T05:44:56Z</updated>
<published>2025-05-01T00:00:00Z</published>
<summary type="text">ASICs and FPGA (MVLE-210/VDP-126-V)
May 2025&#13;
M. Tech. (VLSI) (Second Semester)&#13;
ASICs and FPGA (MVLE-210/VDP-126-V)
</summary>
<dc:date>2025-05-01T00:00:00Z</dc:date>
</entry>
<entry>
<title>Analog and Digital CMOS VLSI Design (MVL201/VDP-102-V)</title>
<link href="http://localhost:8080/xmlui/handle/123456789/4383" rel="alternate"/>
<author>
<name/>
</author>
<id>http://localhost:8080/xmlui/handle/123456789/4383</id>
<updated>2025-12-03T11:01:50Z</updated>
<published>2025-05-01T00:00:00Z</published>
<summary type="text">Analog and Digital CMOS VLSI Design (MVL201/VDP-102-V)
May 2025&#13;
M. Tech. (VLSI) (Second Semester)&#13;
Analog and Digital CMOS VLSI Design (MVL201/VDP-102-V)
</summary>
<dc:date>2025-05-01T00:00:00Z</dc:date>
</entry>
</feed>
