$\qquad$

Mar. 2022
B.Tech. (EIOT) - III SEMESTER Digital Electronics (EEN-301)

## Instructions :

1. It is compulsory to answer all the questions (1 mark each) of Part-A in short.
2. Answer any three questions from Part-B in detail.
3. Different sub-parts of a question are to be attempted adjacent to each other.

## PART-A

1. (a) Implement the NOR gate using the NAND gate only.
(b) What is a demultiplexer?
(c) Convert (111.10) $)_{2}$ into equivalent Hexadecimal code.
(d) Find $(125)_{8} /(25)_{10}=(\ldots \ldots .)_{10}$.
(e) Differentiate between 'T' and 'D' Flip-flop.
(f) What are asynchronous counters?
(g) What do you mean by quantization for A/D converters?
(h) What is the purpose of using PLD?
(i) Write the truth table of Full adder.
(j) How Ring counter is different from Jhonson counter?
(1)

## PART-B

2. Minimize the following function using Quine Mclusky method
$\mathrm{f}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D})=\Sigma \mathrm{m}(0,2,5,11,13)+\Sigma \mathrm{d}(1,6,14)$.
3. (a) What is the error detection and correction codes? How these are helpful in error detection and correction explain with the help of an example.
(b) Differentiate between serial carry and carry look-ahead adders with suitable diagrams.
4. Design a Mod-10 counter using flip-flops.
(5)
5. (a) Perform the following:
(i) $(12.5)_{10} \rightarrow(\quad)_{16}$.
(ii) $(87.16)_{8} \rightarrow()_{2}$.
(iii) $(101110)_{2} \rightarrow(\quad)_{\text {Gray code }}$.
(b) Implement half adder using 4:1 multiplexer.
6. (a) Define resolution, sensitivity and accuracy of $A / D$ converter.
(b) Differentiate between PLA and PAL.
