Roll No.....

### December 2023

## **B.Tech.** (EE IOT)- VII SEMESTER

# Hardware Description Language for VLSI (EEN-EL4-701)

Time: 3 Hours

Max. Marks: 75

And the second s

Instructions:

- 1. It is compulsory to answer all the questions (1.5 marks each) of Part -A in short.
- 2. Answer any four questions from Part -B in detail.
- 3. Different sub-parts of a question are to be attempted adjacent to each other.

### PART-A

(1.5)Q1 (a) State two features of VHDL. (b) Differentiate between top-down and bottom-up design methodology. Also, (1.5) state the advantages of each design methodology. (1.5)(c) State the need of configuration in VHDL. (d) What is sensitivity list. Give its location in behavior and dataflow modeling (1.5) with example. (e) Explain the need of resolution function. (1.5)(f) What do you understand by nets in Verilog. Give example. (1.5)(1.5)(g) Explain the concept of delta delay in VHDL. (h) List the various components of a Verilog module. (1.5)(1.5)(i) State the application of FPGAs and ASICs. (j) Write a wait statement that suspends a process until signal 'ready' changes to (1.5) 0 or until a maximum of 5ms has elapsed.

#### PART-B

- (5)Q2 (a) Compare VHDL and Verilog. (b) Neatly draw the Y-chart and explain its various domains. Also discuss the (10)
  - capabilities of HDL.
- Q3 (a) How the package is shared by other design units. What is the need of package (7)
  - (b) Discuss inertial and transport delay with waveforms. Consider the assignment (8)below, executed at simulation time 100 ns, form the driver for the signal S:

S <= 8 after 20 ns, 2 after 40 ns, 5 after 30 ns, 5 after 65 ns, 10 after 100 ns;

S <= reject 55 ns inertial 5 after 90 ns;

- Q4 (a) Explain the data types available in Verilog HDL. Discuss them with necessary (8)syntax and examples. (7)
  - (b) Discuss system tasks and compiler directives in Verilog

017702/90/111/489

- 1 1

Q5 (a) Give a gate level description of half adder with relevant block/logic diagram (7, and Verilog HDL source code.	(.5)
(b) Using any modeling style, write a VHDL code for T-flip flop. (7	7.5)
Q6 (a) What are PLD's. Implement 3-bit Binary to Gray code converter using PROM (1) and PLA.	10)
(b) Explain the architecture of FPGA in detail.	(5)
Q7 (a) Compare:  1. Structural, behavioral and dataflow modeling in HDL.  2. Concurrent and sequential statement  3. Exit and next statement  4. Array and record data type in VHDL  5. Simulation and synthesis	10)
(b) Write a HDL source code for MOD-9 asynchronous counter with relevant logic diagram.	(5)

-

(b) Discuss system tasks and compiler directives in Verilog.