Roll No.

Total Pages : 2

015405

August/September 2022 B.Tech. (ENC) IV SEMESTER Digital System Design & Applications (ECP-405)

[Time : 3 Hours]

[Max. Marks: 75

Instructions :

- 1. It is compulsory to answer all the questions (1.5 marks each) of Part-A in short.
- 2. Answer any four questions from Part-B in detail.
- 3. Different sub-parts of a question are to be attempted adjacent to each other.

PART-A

	1. (a)	What is VHDL?	(1.5)
	(b)	What are sequential and concurrent stateme	ents? (1.5)
	(c)	What are the RTL description processes?	(1.5)
Z	(d)	What does hierarchy mean?	(1.5)
17 11 11 11 11	Hoold (e)	What is entity?	(1.5)
	(8) (f)	Define process in VHDL.	(1.5)
	(()) (g)	What are the signal declaration and signal a	ssignment
		statements?	(1.5)
	(h)	What are Verilog strings?	(1.5)
	(i)	What is structured design methodology?	(1.5)
	(j)	What is user defined primitives?	(1.5)
	015405/1	00/111/298	

PART-B

			• 1 ¹
2.	(a)	State the features of VHDL in detail.	(7)
20	(b)	Explain the concept of delta delay's in VHDL.	(8)
3.	(a)	Write VHDL code for 8:3 encoder.	(7)
	(b)	Write the VHDL code to implement the 8:1 multip	lexer
		logic.	(8)
4.	(a)	Explain different types of operators in VHDL.	(8)
	(b)	Compare data flow, behavioural and struct	ural
		modelling in VHDL.	(7)
5.	(a)	Design 8-to-3 encoder using verilog code.	(7)
	(b)	Discuss various descriptive styles available	for
		hardware modelling using verilog HDL.	(ð;
6.	(a)	Explain in detail about verilog data types with sui	table
		examples.	(8)
	(b)	Write a VHDL program for full adder.	(T)
7.	(a)	Explain Mealy and Moore model with neat bl diagram.	le; : : } (5)
	(b)	Compare VHDL and verilog.	(7)

015405/100/111/298

2