## 80742

## B.Tech. 4th Semester <br> DIGITAL ELECTRONICS (EC-232-C)

Time : 3 Hours]
[Max. Marks : 75

## nstructions :

(i) It is compulsory to answer the questions of Part-1. Limit your answers within 20-40 word in this part.
(ii) Answer any four questions from Part-2 in detail.
(iii) Different parts of the same question are to be attempted adjacent to each other.
(iv) Assume suitable standard data wherever required, if not given.

## PART-1

1. (a) Subtract the binary number 00110111 from 10110001
(b) Perform the operation (23-46) using 2's complement method.
(c) What is the difference between a latch and a flip flop?
(d) Differentiate between PLA and PAL.
(e) Why do we use ASCII code?
(f) Compare SRAM and DRAM.
(g) Differentiate between edge triggering and level triggering.
(h) What is the difference between a combinational and a sequential circuit?
(i) Explain why a synchronous counter is faster than the ripple counter?
(j) What are error detecting codes?

## PART-2

2. (a) Simplify the logic function using Quine-McCluskey method
$\mathrm{F}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D})=\sum \mathrm{m}(0,1,2,3,5,7,8,9,11,14)$.
(b) Design and implement a Mod-6 synchronous counter using D-Flip Flop.
3. (a) Simplify the logic expression using K-map
$F(A, B, C, D, E)=\sum m(0,5,6,8,9,10,11,16,20,24,25$, 26, 27, 29, 31).
(b) Design and implement a 2-bit comparator using suitable logic gates.
(c) Find the maximum frequency of a clock pulse at which the 4-bit ripple counter operates reliably. Assume delay of the flip flop is 40 ns and the pulse width of strobe signal is 25 ns .
4. (a) What is meant by a Universal shift register? Design 4-bit universal shift register with the help of a function table.
(b) Design a BCD to Excess- 3 converter
(c) Implement $(\mathrm{A}+\mathrm{C})(\mathrm{A}+\overline{\mathrm{D}})(\mathrm{A}+\mathrm{B}+\overline{\mathrm{C}})$ using NOR gates only.
5. (a) Design a combinational circuit for a common cathode display BCD to 7 segment code converter.
(b) With a neat circuit diagram explain the operation of a Dual slope A/D converter.
6. (a) Explain full adder and design a full adder circuit using 3 to 8 decoder and two OR gates.
(b) What is race around condition? With the help of truth table, explain the working of J-K Master-slave flip flop.
(c) Simplify the expression:
(i) $A=X Y+\overline{X Z}+X \bar{Y} Z(X Y+Z)$
(ii) $\mathrm{Y}=(\mathrm{A}+\mathrm{B})(\overline{\mathrm{A}}+\mathrm{C})(\mathrm{B}+\mathrm{C})$.
7. (a) Implement following Boolean function using $8: 1$ multiplexer.
$\mathrm{F}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D})=\sum \mathrm{m}(2,3,5,7,8,9,12,13,14,15)$.
(b) Write short notes on:
$(5 \times 2)$
(i) PLA and PAL.
(ii) TTL circuit with totem pole output.
