YMCAUST -May 2019

B.Tech, VISEMESTER

MOSICs & Technology (ECE-308), Scheme 2010

Time:	3	Н	ou	rs
I IIIIC.			v u	

Max. Marks:60

Instructions:

- 1. It is compulsory to answer all the questions (2 marks each) of Part -A in short.
- 2. Answer any four questions from Part -B in detail.
- 3. Different sub-parts of a question are to be attempted adjacent to each other.

PART-A

Q1	(a)	Draw equivalent circuit for MOSFET.	(2)		
	(b)	Explain what is the need of oxidation in MOS devices?	(2)		
	(c)	What are the various causes of power dissipation in CMOS circuit.	(2)		
	(d)	Implement F= A . (B + C) using CMOS design style.	(2)		
	(e)	Define constant voltage scaling of MOS device.	(2)		
	(f)	Explain MOS transistor transconductance.	(2)		
	(g)	Differentiate between CMOS and BiCMOS inverters.	(2)		
	(h)	Explain annealing. What are the requirements of annealing process?	(2)		
	(i)	Explain the working of MOS in saturation region of operation with neat sketch.	(2)		
	0	Using CMOS combinational logic design draw circuit for Xorgate?	(2)		
Q2		Discuss the n-well process of fabricating the CMOS transistor with suitable sketches.			
	(b) What is NMOS inverter? Explain the different form of pull up. Detern pull up to pull down ratio for an NMOS inverter driven by anothe inverter.				
Q3	(a)	What are the various causes of power dissipation in CMOS circuit? Explain how thresholdvoltage of MOS transistor affects drain current with the help of	(5) f		
	(b)	necessaryequations. Derive the expression for threshold voltage of MOS transistor and explain the significance of different parameters present in the equation.	e (5)		
Q4	(a) (L)	Design left/right shift serial/parallel register using CMOS logic. What is photolithography? What are the various steps for carrying ou photolithography process?	(5) t (5)		
Q5	(a)	Explain the following terms briefly: (i) Punch through	(5)		
	(b)	(ii) Impact Ionization Explain with an example, why NAND gates are preferred over NOR gates for Implementing combinational logic function in CMOS.Implement F= A.(D+E)	(5) +		
		BC using CMOS design style.	.0		

Q6 (a	a)	What is ion implantation? What are its advantages over diffusion process? Also	(5)
		explain why annealing is necessary after implantation?	

(b) Consider an n channel MOSFET with following characteristics: t ox =10nm, μ n =520cm 2 /V-s, (W/L)=8,VTn =+0.70V,V gsn =2V V dsn =2V. Find the drain source current. (5)

Q7 Write short noes on:

(10)

- (i) Advantages of CMOS over nMOS
- (ii) DC characteristic of CMOS inverter
