		Sr. No	
		Dec 2018  B.Tech. III SEMESTER	
		Analog Electronics (EC-211-C)	
Time:	3 Hours		Marks:75
Instructions:  1. It is compulsory to answer all the questions (1.5 marks each) of Part -A in short.  2. Answer any four questions from Part -B in detail.  3. Different sub-parts of a question are to be attempted adjacent to each other.		1 10	
100		PART -A	
Q1 (a	a) Diff	ferentiate between BJT and FET.	(1.5)
(1	b) Wha	at is peak detector? How does it work?	(1.5)
(	c) Exp	plain the term "thermal runaway" in transistor?	(1.5)
(	d) Exp	plain the significance of ripple factor.	(1.5)
(	e) Why	y fixed bias circuits are not commonly used?	(1.5)
(1	f) Why	y the Q point is established in the middle of active region?	(1.5)
({	g) Wha	at is Pinch off voltage for FET? Explain using characteristics curve.	(1.5)
(1	h) Exp	plain why JFET is termed as voltage controlled device?	(1.5)
(i	i) Enli	ist the distinguished features of regulated power supply?	(1.5)
(j	j) Wha	at is the meaning of unipolar device and bipolar device?	(1.5)
		PART -B	
Q2 (a		duce collector current, draw and explain input and output characteristics nmon emitter configuration of transistor.	s in (7.5)
(1		umerate the various requirements for biasing a circuit. Analyze the volta ider biasing circuit.	age (7.5)
Q3 (a		at is Full wave rectifier? Construct a full wave bridge rectifier using did d calculate peak inverse voltage, dc output current, rms current and rip tor.	
(1		cuss the importance of filter circuits for a rectifier. Explain the working f wave rectifier with shunt capacitor filter.	of (4)
	hav	termine the value of emitter current and collector current of a transisting $\alpha_{dc}$ =0.98 and collector to base leakage current I <sub>CBO</sub> =4 $\mu$ A and be rent as 50 $\mu$ A.	

Q4 (a) Draw the equivalent small signal model for CC configuration of a transistor (7.5)

amplifier using h-parameter and also find current gain, input resistance, voltage gain and output impedance.

(b) State and prove Miller's theorem.

(4)

(c) Explain FET as VVR.

(3.5)

- Q5 (a) Draw the hybrid pi-model of common emitter transistor model. Find (7.5) transconductance  $(g_m)$  and input conductance using hybrid pi-model for the same.
  - (b) Draw the small signal equivalent model for source follower configuration for (7.5)

    JFET amplifier also deduce the input impedance, output impedance and voltage gain of the circuit.
- Q6 (a) Discuss the discrete transistor voltage regulator. What are their advantage and disadvantages compared to IC voltage regulator?
  - (b) Construct and explain the working of voltage multiplier circuit using diode and capacitor. (5)
  - (c) Draw circuit for self biased CE amplifier using thermistor and sensistor (5) compensation. Explain in each circuit how bias compensation is achieved
- Q7 (a) Draw and explain drain characteristics (with and without external bias) and (7.5) transfer characteristics of the JFETs.
  - (b) For an N-channel JFET 10ss=8.7 mA,  $V_{P}=-3V$ ,  $V_{GS}=-1V$ . Find the value of  $I_{D}$ ,  $g_{m}$ , (7.5) and  $g_{mo}$ .

\*\*\*\*\*\*\*\*\*\*