What is transmission gate logic? Why it is preferred		
over NMOS/PMOS switch? Design 4×1 Mux using		
	*	
Expirin using necessary expression. (8)		
Explain the static and dynamic power dissipation		
expression. (7)	-	
What is the cascading issue in dynamic logic		
What is latch up? How it can be reduced? (5)		7.

Roll No.	Total Pages: 3
	Samengoib
	305504 saturation effect?
	December, 2019 B.Tech. (ECE) - V SEMESTER
	CMOS Design (ECEL501)
Time: 3	Hours] [Max. Marks: 75
Instruction	(i) How junction leakage of a MOS device
.1 (1.5)	It is compulsory to answer all the questions (1.5 marks each) of Part-A in short.
2.	Answer any four questions from Part-B in detail.
3.	Different sub-parts of a question are to be attempted
	adjacent to each other.
	(b) Explain VLSIA-TRACTON with suita
1. (a)	Differentiate between MOS as resistance and MOS as
	current source configuration. (1.5)
(b)	What is threshold voltage of MOS device? (1.5)
(c)	Why selection of W/L ratio of a MOS device is critical? (1.5)
(d)	What is the impact of channel length modulation on
(1)	drain current? (1.5)
305504/2	10/111/405 S SOMTHOUS [P.T.O. 16/12

	(e)	What is difference between layout and	stic
		diagrams?	(1.5
04	(f)	What is velocity saturation effect?	(1.5
	(g)	Design two input or gate using pseudo inv	erte
		configuration.	(1.5
	(h)	What is the meaning of scaling of MOS devices?	(1.5
	(i)	How subthreshold conduction of MOSFET ca	n b
		advantageous?	(1.5
	(j)	How junction leakage of a MOS device ca	n b
		reduced? an the sawern of crosh-quies at it is.k.	(1.5
		PART - But the second of the s	
2.	(a)		the
		CMOS transistor with suitable diagram.	(10
	(b)	Explain VLSI design flow with suitable	flov
		chart.	(5
		carrent source configuration.	
3. [)	(a)	Explain various regions of operation for NMOS. D	erive
		the expression for the drain current in various re	gior
		of operation for NMOS.	(8)
	(b)	Explain RC delay model and linear delay model	el o
		CMOS circuits.	(7)

(a)	What is transmission gate logic? Why it is preferred over NMOS/PMOS switch? Design 4 × 1 Mux using
	transmission gate logic. (8)
(b)	Using an example enlist the various steps for designing
	a sequential CMOS logic circuit. (7)
(a)	What is the rise time and fall time of CMOS inverter?
	Explain using necessary expression. (8)
(b)	Explain the static and dynamic power dissipation
	in CMOS circuits with necessary diagram and
	expression. (7)
(a)	Explain the operation of CMOS dynamic logic.
	What is the cascading issue in dynamic logic
	circuits? (8)
(b)	What is NMOS inverter? Explain the different form
	of pull up. (7)
(a)	What is latch up? How it can be reduced? (5)
(b)	Draw circuit and stick diagram for half subtractor
	using CMOS combinational logic design. (10)

10/12